Abstract-In this paper, voltage sag compensation of point of common coupling (PCC) using a new structure of fault current limiter (FCL) is proposed. The proposed structure prevents voltage sag and phase-angle jump of the substation PCC after fault occurrence. This structure has a simple control method. Using the semiconductor switch (insulated-gate bipolar transistor or gate turnoff thyristor at dc current rout leads to fast operation of the proposed FCL and, consequently, dc reactor value is reduced. On the other hand, the proposed structure reduces the total harmonic distortion on load voltage and it has low ac losses in normal operation. As a result, other feeders, which are connected to the substation PCC, will have good power quality. Analytical analysis and simulation results using PSCAD/EMTDC software and experimental results are presented to validate the effectiveness of this structure.
I. INTRODUCTION
E LECTRIC power quality (PQ) can be defined as the capacity of an electric power system to supply electric energy of a load in an acceptable quality. Many problems can result from poor PQ, especially in today's complex power systems, such as the false operation of modern control systems. Voltage sag is an important PQ problem because of sensitive loads growth. Worldwide experience has show that short-circuit faults are the main origin of voltage sags and, therefore, there is a loss of voltage quality. This problem appears especially in buses which are connected to radial feeders [1] - [6] .
The most common compensator for voltage sag is the dynamic voltage restorer (DVR). The basic operation of the DVR is based on injection of a compensation voltage with required magnitude, phase angle, and frequency in series with the sensitive electric distribution feeder [7] , [8] .
The voltage sag during the fault is proportional to the shortcircuit current value. An effective approach to prevent expected voltage sag and improve the voltage quality of point of common coupling (PCC) is fault current limitation by means of a device connected at the beginning of most exposed radial feeders [9] .
Superconducting fault current limiter (SFCL) structures have proper characteristics to control the fault current levels due to their variable impedance in the normal and fault conditions [10] - [13] . However, because of high technology and cost of superconductors, these devices are not commercially available. Therefore, by replacing the superconducting coil with a nonsuperconducting one in the FCL, it is possible to make it simpler and much cheaper. It is important to note that the main drawback of the nonsuperconductor is a power loss which is negligible in comparison with the total power, provided by the distribution feeder [14] , [15] . The other structures which are introduced in [4] , [16] , [17] , have two numbers of thyristor switches in the ac branch of the diode bridge. When the fault occurs, after fault detection, the thyristor switch turns off at first zero crossing and the fault current is limited to an acceptable value. These structures have switching power loss and a complicated control circuit because of thyristor switching in the normal operation. In addition, we know that thyristor operation delay (turn off at first zero crossing) causes interruptions on structure performance. So, to limit the fault current between the fault occurrence instant and thyristors turn off instant, a large reactor in the dc route is used. Due to voltage drop, harmonic distortion, and power losses, this large value of dc reactor is unfavorable.
In this paper, a new topology of FCL is proposed for the voltage sag and the phase-angle jump mitigation of the substation PCC. In Section II, the analytical analysis of voltage sag and phase angle jump is discussed. Then, in Section III, the proposed FCL topology is introduced and its operation in a simplified power system is explained. In Section V, the PSCAD/EMTDC software is applied to investigate the operational behavior of the proposed FCL in this power system and simulation results are analyzed. Experimental results are presented and adapted with the simulations in Section VI. Fig. 1 shows the single-line diagram of the power system. This figure shows a substation with only two feeders F1 and F2. However, the presented analysis can be easily extended to any number of feeders, The F1 supplies a sensitive load. With a fault in the F2, the voltage sag occurs in the substation PCC.
II. VOLTAGE SAG STUDY IN THE SIMPLIFIED POWER SYSTEM
The positive-sequence equivalent circuit of such a system is shown in Fig. 2 . To calculate the voltage sag, the simple voltage divider method is introduced in [18] .
In the normal state, the voltage magnitude and its phase angle in the substation PCC can be expressed as follows: (1) 0885-8977/$26.00 © 2011 IEEE 
phasor of the load impedance at the F2.
In the normal state, is greater than . So the PCC voltage is almost equal to the source voltage.
In the fault condition in the F2, the voltage and phase angle of substation PCC can be expressed as follows: (5 (8) fault impedance.
In the three-phase fault condition (that is a balanced fault), is equal to zero approximately and according to (8) , will be small. Consequently, a comparison of (2) with (6) and (3) with (7) shows that the voltage sag and the phase-angle jump occur in the fault interval, respectively. So, the sensitive load experiences worse conditions. To prevent voltage sag and phaseangle jump during a fault, a proper solution is introducing a large limiting impedance between the substation PCC and the fault location. This solution is the base of FCL's operation. Fig. 3 shows the circuit topology of the proposed FCL which is composed of the two following parts: 1) Bridge part that includes a diode rectifier bridge, a small dc limiting reactor . (Note that its resistance is involved too.), a semiconductor switch (IGBT or GTO), and a free wheeling diode . 2) Shunt branch as a compensator that consists of a resistor and an inductor .
III. PROPOSED FCL CONFIGURATION AND ITS OPERATION
Previously introduced structures for this application [4] , [16] , [17] have used two numbers of thyristors at bridge branches instead of one semiconductor switch inside the bridge (dc current route). Therefore, first, they have the more complicated control system. Second, in those structures, because of thyristors' operation delay (turn off at the first zero crossing), has a large value to limit the fault current between the fault occurrence instant and thyristors turn off instant, properly. This large value of leads to a considerable voltage drop on the FCL and the power losses including ac power losses on the shunt branch impedance and dc reactor power losses (if it is nonsuperconductor) in the normal condition. By using the semiconductor switch in the proposed structure and its fast operation, it is possible to choose a small value for to prevent severe at the beginning of the fault occurrence. So the voltage drop and power losses will be negligible. These days, high rating semiconductor switches are available in practice. However, using a self turn-off switch instead of thyristors in the proposed structure leads to higher cost [19]- [21] . From a power-loss point of view, in the normal condition, the proposed FCL has the losses on the rectifier bridge diodes, the semiconductor switch, and . Each diode of the rectifier bridge is ON in half a cycle, while the semiconductor switch is always ON. Therefore, the power losses of this FCL in the normal operation can be calculated as (9) where dc side current which is equal to the peak of line current ;
forward voltage drop on each diode; forward voltage drop on the semiconductor switch;
average of diodes current in each cycle that is equal to .
Considering (9) and the small value of dc reactor in this structure, the total power losses of the proposed structure become a very small percentage of the feeder's transmitted power. For example, by considering Table I parameters in the simulation section, the power losses will be 0.47% of the feeder's transmitted power.
On the other hand, in the fault condition, the PCC voltage drops on the shunt impedance. Therefore, the line current will pass through the shunt resistor . As a result, power loss on the depends on its value that will be discussed in design considerations section. Note that the fault condition is several cycles and it is a small time interval. IV. CONTROL STRATEGY Fig. 4 shows the control circuit of the proposed FCL. In the normal operation of the power system, the semiconductor switch is ON and the line current passes through " , semiconductor switch, " and " , semiconductor switch, " in positive and negative alternatives, respectively. So, is charged to the peak of the line current and behaves as a short circuit. Using semiconductor devices (diodes and semiconductor switch) and a small dc reactor cause a negligible voltage drop on the FCL.
When a fault occurs, become greater than the maximum permissible current and the control circuit detects it and turns the semiconductor switch off. So the bridge retreats from the feeder, and the shunt impedance enters the faulted line and limits the fault current. At this moment, the free wheeling diode discharges . In fact, the free wheeling diode is used to provide a free route for the dc reactor current when the semiconductor switch is OFF.
When the fault is removed, while the semiconductor switch is OFF, shunt impedance will be connected in series with the load impedance. Therefore, line current will be decreased instantaneously. To detect this instantaneous reduction of line current, is compared with that can be calculated from (10) When the difference of and become greater than as the fault removal sign, the control circuit turns the semiconductor switch ON. So, the power system returns to the normal state. The value of can be calculated from (11) as (11) where is the shunt impedance, and is the minimum impedance of load on the protected feeder.
V. DESIGN CONSIDERATIONS
As mentioned previously, is placed in series with the semiconductor switch to protect it against severe at the beginning of fault occurrence. So its value can be chosen, considering current characteristics of the semiconductor switch.
For designing shunt branch parameters, it is possible to consider the following conditions. In the ideal case, shunt branch impedance is equal to load impedance. In this condition, when a fault occurs in the protected feeder, the voltage sag at the PCC will be zero. However, it is difficult to equate these impedances exactly because of the load variation on distribution feeders. So it is difficult to estimate the best value for and . From a practical point of view, parameters of the shunt branch can be determined by using the history of load measurements at the protected feeder. It is obvious that the feeder's power and, consequently, its current change. For the calculation of and values, average impedance of the protected feeder is calculated. So and are chosen to be equal to its inductance and resistance.
From a practical point of view, Fig. 5 (a) and (b) are considered. Fig. 5(a) shows the magnitude of the PCC voltage. The horizontal axis of this figure shows the magnitude of load impedance in per unit where the base value is its impedance of the ideal case. The dashed line shows the existence of the ideal case. The ratio of reactance to resistance of shunt branch is kept constant in this figure. The parameter of this figure is the magnitude of source impedance. This figure shows that for a wide range of load magnitude variations (0.5 to 2 p.u. with a fixed shunt branch impedance), the voltage magnitude of PCC for the postfault condition changes in an acceptable range especially for low values of . Fig. 5(b) shows the phase-angle deviation of the PCC from its base value that is the phase-angle deviation of prefault PCC voltage. The horizontal axis of this figure is the ratio of reactance to resistance of shunt branch in per unit where the base value is obtained from the ideal condition. This figure shows that it is possible to decrease the resistance of the shunt branch (without changing the magnitude of its impedance) in a wide range without any considerable phase-angle jump during fault. Decreasing decreases the power loss of the shunt branch during the short-circuit interval. So its design becomes simpler.
VI. SIMULATION RESULTS AND EFFECT OF THE PROPOSED FCL ON VOLTAGE SAG AND PHASE-ANGLE JUMP
With a balanced fault at the F2 in Fig. 1 , without using the FCL, the PCC voltage drops severely. When the FCL is installed in the F2, not only does it reduce the fault current, but also restores the nonfaulted feeder voltage to the normal level. So, the FCL improves the voltage quality and the reliability of the supply network. In this section, analytical analysis of the proposed FCL and simulation results are presented. The system parameters are in Table I . These simulations are obtained using the PSCAD/EMTDC software. In addition, considering Section IV to show the practical condition, the values of shunt branch parameters are the nonideal case. As shown in Fig. 6 , in the fault condition (fault occurs at 1 s), the PCC voltage and power transfer to the sensitive load drop without the FCL. Considering this figure, it shows that zero crossing of the PCC voltage changes before and after fault. By placing the proposed FCL in outset of the F2, when the fault occurs, the proposed FCL inserts large impedance into the faulted line and prevents the voltage sag and phase-angle jump at the substation PCC. Fig. 7 shows the PCC voltage and sensitive load single-phase power in this condition. In the first moments of fault, slight distortion appears in the PCC voltage waveform caused by the semiconductor switch operation and inserting the shunt impedance into the faulted line. After that, the PCC voltage sag and phase-angle jump will be in an acceptable range that is discussed in Section IV in detail. The power of the sensitive load in this interval does not have any considerable change.
In comparison with operation of the structures introduced in [4] , [16] , and [17] , using the semiconductor switch at the dc current route in the proposed FCL instead of thyristors at bridge branches, leads to the mitigation of sag and distortion in the PCC voltage after fault occurrence (Fig. 8) . As shown in the simulation results, the proposed FCL can resolve the voltage sag and phase-angle jump problem properly. Fig. 7(a) ]. Fig. 10 shows the line current of the F2 dc reactor and shunt impedance current ( and , respectively). As shown in Fig. 10(b) , between fault occurrence instant and line current rising to its normal condition's peak instant , where (14) In addition, at this interval, the voltage across the proposed FCL increases shunt impedance current. The differential equation of this current is expressed by (15) (15) The initial value of is zero. So (16) where (17) Note that the time interval between to is some milliseconds. The semiconductor switch control strategy is based on maximum permissible fault current . Between to , line current is equal to plus [ Fig. 10(b) ]. When the semiconductor switch current exceeds , the control system turns it off. In (13), if is equal to , the semiconductor switch operation instant can be calculated. After , the diode bridge retreats and the shunt impedance limits the fault current. Until fault clearance instant and turning on the semiconductor switch, the line current follows (16) . In addition, at this interval, is discharged by as the following equation: (18) As a result (19) It is important to note that (16) is composed of two parts: exponential and sinusoidal. The exponential part causes a transient in the line current [as shown in Fig. 10(a) ] that duration of this transient depends on the time constant of the shunt impedance .
VII. EXPERIMENTAL SETUP
To show effectiveness of the proposed FCL, an experimental setup is provided and its results are shown in this section. Table II shows parameters of the experimental study. Fig. 11 shows the PCC voltage in a balanced fault condition by using the proposed FCL. This figure is in agreement with Fig.  7(a) . It is obvious that the proposed FCL prevents the voltage sag with negligible distortion only because of semiconductor switch operation. In addition, the phase-angle jump on the PCC voltage is mitigated too.
The voltage drop on the FCL is shown in Fig. 12 . It is obvious that this figure follows Fig. 9 . Fig. 13(a) and (b) shows the line current of the F2 and the shunt impedance current, respectively. In general, the experimental setup validates the simulation results and shows that the proposed FCL has acceptable capabilities for the voltage-quality improvement and the current limiting aims.
VIII. HARMONIC STUDY
As mentioned before, because of using the diodes, the semiconductor switch, and the small dc reactor, there is a voltage drop on the FCL. This voltage drop causes harmonic distortion on-load voltage and power losses in shunt branch in normal condition.
Using the dc voltage source in the proposed structure, Fig. 14 compensates the voltage drop on the power-electronic devices and the small dc reactor resistance. So it reduces the total harmonic distortion (THD) of the voltage waveform ( [14] , [22] , and [23] ). Its magnitude can be achieved by (20) as follows: (20) where and stand for the voltage drops across the semiconductor switch and each diode, respectively.
is the current of the dc route that is equal to the peak of the line current in the normal condition. It is important to note that the dc voltage source can be simply provided by a rectifier [14] , [15] . Fig. 15 shows the load voltage in the normal operation of the power system with and without the dc voltage source, and Fig. 16 shows the frequency spectrum of the load voltage. By using the dc voltage source, the distortions of voltage waveform decrease to lower values in the normal condition, as shown in Figs. 14 and 16. The THD of the load voltage in case of the proposed FCL without and with the dc voltage source are 2.789% and 0.117%, respectively.
IX. CONCLUSION
In this paper, the proposed FCL structure is introduced. Voltage sag compensation, phase-angle jump mitigation, and fault current limiting operation due to the control method were analyzed. The computer simulation using the PSCAD/EMTDC software and the experimental study are presented to validate results of the analytical analysis. The proposed FCL is capable of mitigating voltage sag and phase-angle jump to acceptable levels. By using the semiconductor switch in the dc current path instead of two numbers of thyristors at the bridge branches, the proposed FCL has high speed and, consequently, the dc reactor value is reduced to a lower value. Note that the control system of this structure is simpler than previous ones. In addition, the dc voltage source placed in the proposed FCL structure reduces its THD and ac losses in normal operation. In general, this type of FCL, with the simple control circuit and low cost, is useful for the voltage-quality improvement because of voltage sag and phase-angle jump mitigating and low harmonic distortion in distribution systems.
